IJMTES – POWER AND AREA EFFICIENT ERROR TOLERANT ADDER FOR VLSI CIRCUITS

Journal Title : International Journal of Modern Trends in Engineering and Science

Author’s Name : S.Sathish kumar, V.Muralidharan

Volume 01 Issue o4 April 2014 

ISSN no:  2348-3121 

Page no: 10-13

Abstract—  In adders the truncation and round off errors cannot be ignored. To rectify the errors in adders error tolerant adder (ETA) is proposed here. It increases the performance & reduces the delay by low power consumption. ETA mainly focuses on low power VLSI applications. ETA compensates the errors by adding the inputs parallel. In this paper to prove the efficiency of ETA normal CMOS XOR logic is replaced by PSEUDO NMOS XOR logic, PASS TRANSISTOR logic and COMPLEMENTARY PASS TRANSISTOR logic

Keywords— Adders; Error tolerance; Low power design; Technique; Cmos xor; Pseudo nmos xor; Pass transistor xor; Complementary pass transistor xor.

Reference

[1] Ning Zhu, et. al “Design of Low-Power High-Speed Truncation- Error- Tolerant Adder and Its Application in Digital Signal Processing,” IEEE Trans. on VLSI., Vol. 18, No. 8, pp. 1225–1229, Aug. (2010).
[2] Ning Zhu, et. al “An Enhanced Low-Power High Speed Adder For Error-Tolerant Application,” International symposium on IC., vol. 18, no. 8, pp. 69-72, Aug (2009).
[3] A. B. Melvin and Z. Haiyang, “Error media,”in Proc. (2006) Int. Conf. Intell. Inf. Hiding and Multimedia Signal Process. (2006), pp. 521–524.
[4] M. A. Breuer, S. K. Gupta, and T. M. Mak, “Design and errortolerance in the presence of massive numbers of defects,” IEEE Des.TestComput., Vol. 24, No. 3, pp. 216-227, May-Jun (2004).
[5] M. A. Breuer, “Intelligible test techniques to support errortolerance,” in Proc. Asian Test Symp., Nov. (2004), pp. 386–393.
[6] K. J. Lee, T. Y. Hsieh, and M. A. Breuer, “A novel testing methodology based on error-rate to support error- tolerance,” in Proc. Int. Test Conf., 2005, pp. 1136-1144.
[7] I. S. Chong and A. Ortega, “Hardware testing for error tolerant multimedia compression based on linear transforms,” in Proc. Defect and Fault Tolerance in VLSI Syst. Symp., (2005), pp. 523–531.
[8] H. Chung and A. Ortega, “Analysis and testing for error tolerant motion estimation,” in Proc. Defect and Fault Tolerance in VLSI Syst. Symp., (2005), pp. 514-522.
[9] M. Lehman and N. Burla, “Skip techniques for high- speed carry propagation in binary arithmetic units,” IRE Trans. Electron. Compute, vol. EC-10, pp. 691-698, Dec.(1962).
[10] O. Bedrij, “Carry select adder,” IRE Trans. Electron, Computer, Vol. EC-11, pp. 340-366, (1962).

Full Pdf Paper-Click Here