IJMTES – POWER-THROUGHPUT-EFFICIENT RECONFIGURABLE PROCESSOR FOR MULTIMEDIA APPLICATION

Journal Title : International Journal of Modern Trends in Engineering and Science

Author’s Name : R.Priyanka, S.Raja , S.Shajila Rani

Volume 01 Issue o4 April 2014

ISSN no:  2348-3121

Page no: 27-31

AbstractThis paper presents the evaluation and implementation of an 8-bit adaptable processor core to be part of the power-throughput-area efficient multimedia oriented reconfigurable architecture reconfigurable. The processor core  design was custom implemented in IBM’s 90 nm CMOS technology and occupies 0.115 mm2 silicon area with approximately 70% area utilized by core circuits and it shows a peak throughput performance of 75 MOPS/m W. The result of benchmarking results show estimated throughputs of 9.5, 21.36, 39.78,170.88,and 4.54 MSamples/s for variants of 2-D discrete cosine transform (DCT), 4 × 4 H.264 integer   transform and 2-D discrete wavelet transform, respectively. When compared against popular architecture, our analysis shows that the proposed design provides approximately 4–8 times higher throughput for 2-D DCT.

Keywords— CMOS, DCT, Throughput

Reference

[1] S. Chalamalasetti, S. Purohit, M. Margala, and W. Vanderbauwhede,“MORA: Architecture and programming model for a resource efficient coarse grained reconfigurable processor,” in Proc. ACM NASA/ESA Conf. Adapt. Hardw Syst., (2009), pp. 389–396.
[2] W. Vanderbauwhede, M. Margala, S. Chalamalasetti, and S. Purohit,“Programming model and low level language for a coarse grained reconfigurable multimedia processor,” in Proc. Int. Conf. Eng. Reconfig. Syst. Algorithms, 2009, pp. 375-380.
[3] S. Purohit, M. Lanuzza, S. Perri, P. Corsonello, and M. Margala, “Design and evaluation of an energy-delay-area efficient data path for coarse grained reconfigurable computing systems,” J. Low Power Electron. Vol. 5, N o. 3, pp 326–338, Oct. (2009).
[4] Z. Yu, M. J. Meeuwsen, R. W. Apperson, O. Sattari, M. Lai, J. W. Webb, E. W. Work, D. Truong, T. Mohsenin, and B. M. Baas, “AsAP: Asynchronous array of simple processors,” IEEE J. Solid-State Circuits, Vol. 43, No. 3, pp. 695–705, Mar. (2008).
[5] M. Butts, “Synchronization through communication in a massively parallel processor array,” IEEE Micro Vol. 43, No. 5, pp. 32–40, Sep.– Oct. (2007).
[6] C. Liang and X. Huang, “SmartCell: An energy efficient coarse-grained reconfigurable architecture for stream-based applications,” EURASIP J. Embedd. Syst., Vol. (2009), pp. 1 Jan. (2009).
[7] D. Truong, W. Cheng, T. Mohsenin, Z. Yu, T. Jacobson, G. Landge, M. Meeuwsen, C. Watnik, P. Mejia, A. Tran, J. Webb, E. Work, Z. Xiao, and B. Baas, “A 167- processor 65 nm computational platform with processor dynamic supply voltage,” in Proc. Symp. VLSI Circuits, (2008), No. C 3.1, pp. 1–2.
[8] P. Heysters and G. Smit, “Mapping of DSP algorithms on the MONTIUM architecture,” in Proc. Int. Parallel Distriub. Process. Symp., (2003), pp. 180–185.
[9] C. Ebeling, D. C. Cronquist, and P. Franklin, “RaPiD- reconfigurable pipelined datapath,” in Proc, 6th Int. Workshop Field-Program. Logic Appl., (1996), pp. 126-135.

Full Pdf Paper-Click Here