Journal Title : International Journal of Modern Trends in Engineering and Science

Author’s Name : K Banupriya | P Sindhu | Karthikeyan L M

Volume 02 Issue 10  Year 2015

ISSN no: 2348-3121

Page no: 1-4

Abstract Low power is an important principal theme in today’s electronics industry. So this Low Power Pulse Triggered Flip Flop reviews various methodologies for designing low power circuits and systems. It describes the many issues facing designers at architectural, logic, circuit and device levels and presents some of  the techniques that have been proposed to overcome these difficulties. This paper concludes with the future challenges that must been met to design low power, high performance systems. In the existing method conventional explicit type pulse triggered FF (P-FF) design with clock gating technique are used. This method has been some disadvantages like high leakage power and delay . To obtain balanced performance among power, delay, and area, design space exploration is also a widely used. In a synchronous circuit dynamic power is consumed by a major source of clock power. Clock-gating technique was used to reduce clock power. Thus significant amount of power consumption is reduced by using clock gating technique. The proposed sleepy stack approach with edge trigger flip-flop design is used to solve the leakage power problem and reduce delay and current with different voltages. Because sleepy stack mode will employ to save the leakage power.

Keywords— Flip-Flop, clock gating, edge trigger design, sleepy stack approach


[1].V. Stojanovic and V. Oklobdzija, “Comparative analysis of masterslave latches and flip-flops for highperformance and low-power systems,” IEEE J. Solid-state Circuits, Vol. 34, No. 4, Pp. 536–548,apr. (1999).
[2].M.-W. Phyu, W.-L. Goh, and K.-S. Yeo, “A low-power static dual edgetriggered flip-flop using an output-controlled discharge configuration,” in Proc. IEEE Int. Symp. Circuits Syst., May (2005).
[3].H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, “Ultra lowpower clocking scheme using energy recovery and clock gating,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 17, No. 1, pp. 33–44,Jan.(2009).
[4].N. S. Kim et al., “Leakage Current: Moore’s Law Meets Static Power,” IEEE Computer, Vol. 36, Issue 12, pp. 68-75, December (2003).
[5].Anurag, Gurmohan Singh. Sulochana “Low Power Dual Edge-triggered Static D Flip-flop” International Journal Of VLSI design &Communication Systems(VLSICS) Vol.4,No.3,June (2013).
[6]. International Technology Roadmap for Semiconductors by Semiconductor Industry Association, http://public.itrs.net, (2002).
[7]. L. T. Clark et al., “An Embedded 32-b Microprocessor Core for LowPower and High-Performance Applications,” IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, pp. 1599-1608, November 2001.
[8]. M. Powell, S.-H. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, “GatedVdd: A Circuit Technique to Reduce Leakage in Deep-submicron Cache Memories,” International Symposium on Low Power Electronics and Design, pp. 90-95, July (2000).
[9]. S. Mutoh et al., “1-V Power Supply High-speed Digital Circuit Technology with Multithreshold-Voltage CMOS,” IEEE Journal of SolisState Circuits, Vol. 30, No. 8, pp. 847-854, August (1995).
[10]. Z. Chen, M, Johnson, L. Wei and K. Roy, “Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks,” International Symposium on Low Power Electronics and Design, pp. 239-244, 1998.
[11]. S. Narendra, S. Borkar, V. De, D. Antoniadis and A. Chandrakasan, “Scaling of Stack Effect and its Application for Leakage Reduction,” International Symposium on Low Power Electronics and Design, pp. 195-200, August (2001).
[12]. M. Johnson, D. Somasekhar, L-Y. Chiou and K. Roy, “Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS,” IEEE Transactions on VLSI Systems, Vol. 10, No. 1, pp. 1-5, February (2002).
[13]. K.-S. Min, H. Kawaguchi and T. Sakurai, “Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era,” IEEE International Solid-State Circuits Conference, Vol. 1, pp. 400-401, February (2003).
[14]. K. Flautner, N. S. Kim, S. Martin, D. Blaauw and T. Mudge, “Drowsy Caches: Simple Techniques for Reducing Leakage Power,” International Symposium on Computer Architecture, pp. 148-157, May (2002).
[15]. Y. Cao, T. Sato, D. Sylvester,M.Orshansky, and C. Hu, “New paradigm of predictive MOSFET and interconnect modeling for early circuit design,” Proc. of IEEE CICC, pp. 201-204, June (2000).
[16]. P.Pfeiffenberger, J. Park and V. Mooney, “Some Layouts Using the Sleepy Stack Approach,” Technical Report GIT-CC-04-05.

Full Paper: Click Here