Journal Title : International Journal of Modern Trends in Engineering and Science
Author’s Name : Gurupriya R
Volume 02 Issue 05 Year 2015
ISSN no: 2348-3121
Page no: 12-15
Abstract— Digitally controlled delay line is a digital circuit used to provide the desired delays for a circuit whose delay is controlled by a digital controlled word.. Glitches are the most considerable factor that limits the use of DCDL in many applications such as DLL and clock generators. The NOR-Based circuit eliminates the glitches. This circuit uses control bits which can be generated by using dual triggered flip-flop. This flip-flop consumes more power. In the proposed method, power consumption is reduced by using dual edge triggered sense amplifier flip-flop has been reduced using clock-gated sense-amplifier flip-flop. The simulations are done using Microwind analysis software tools. Our proposed system simulations are done under CMOS 0.12m technology and the results are compared with other conventional flip-flops. Hence, our proposed system is showing better output than the other flip-flops.
Keywords— All digital delay locked loop, delay cell, phase locked loop, digitally controlled delay line
 Chithra. V.H, “Power-Efficient Dual-Edge Triggered Sense-Amplifier Flip-FlopBased Driving Circuit For Glitch-Free NandBased Dcdl”, IJSR.,Volume : 3, Issue : 5, May (2014).
 A. G. M. Strollo, D. De Caro, E. Napoli, and N. Petra,“A novel high speed senseamplifier-based flip-flop,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 13, No. 11, pp. 1266–1274, Nov. (2005).
 Davide De Caro, “Glitch-Free NANDBased Digitally Controlled Delay-Lines”, IEEE Trans. VLSI Systems, Vol. 21, No. 1, Jan (2013).
 K. Lovaraju, K. Rajendra Prasad, “Design and Analysis of Low Power Implicit Pulse Triggered Flip-Flops”, IJSR.,Volume 2 Issue 9, September 2013.
 MyintWaiPhyu, Kangkang Fu, Wang Ling Goh,,andKiat-Seng Yeo, “Power-Efficient Explicit-Pulsed Dual- Edge Triggered SenseAmplifier Flip-Flops”, IEEE Trans. VLSI Systems, Vol. 19, No. 1, Jan (2011).