IJMTES – DELAY MINIMIZATION IN SPEAKER AUTHENTICATION SCHEME USING MONTGOMERY MULTIPLICATION ALGORITHM

Journal Title : International Journal of Modern Trends in Engineering and Science

Author’s Name : Vaitheeshwari A  unnamed

Volume 03 Issue 05 2016

ISSN no:  2348-3121

Page no: 83-86

Abstract – Speaker authentication scheme is used to identify the authorized voice. This paper is used to security of much real time application. In conventional method using vector floating point unit architecture by different algorithm in which the performance is poor and maximum delay truncated. The suggested method is Montgomery multiplication algorithm implemented on vector floating point unit architecture and added the mel-frequency cepstrum co-efficient and support vector machine algorithm in order to the performance is better and accuracy also obtained. It support the property is accuracy, delay and modulated voice etc… The Xilinx ISE input is getting from the MATLAB output. The algorithm was verified to done the database of utterances in different users to providing better results at dissimilar environmental condition. To conclude the trial results are providing in better efficiency.

Keywords— Montgomery multiplication algorithm, mel frequency cepstrum co-efficient, support vector machine, truncated, performance, vector floating point unit and FPGA. 

Reference

  1. J. P. Campbell, Jr., “Speaker recognition: A tutorial,” Proc. IEEE, vol. 85, no. 9, pp. 1437–1462, Sep. 1997.
  2. J. P. Campbell, Jr., “Speaker recognition: A tutorial,” Proc. IEEE, vol. 85, no. 9, pp. 1437–1462, Sep. 1997.
  3. D. A. Reynolds, “An overview of automatic speaker recognition technology,” in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 4. May 2002, pp. 4072–4075.
  4. Doru-Petru Munteanu, Stefan-Adrian Toma,”Automatic Speaker Verification Experiments using HMM “,IEEE transaction.
  5. DouglasA.Reynolds,Richard.rose,”robust text-independent speaker identification using Gaussian mixture speaker model”,IEEE transaction on speech audio processing
  6. Andreas Ehliar,Dake Liu, “High Performance, Low Latency FPGA based Floating Point Adder and Multiplier Units in a virtex-4”,IEEE transaction.
  7. Gourav Sarkar, Goutam Saha” Real Time Implementation of Speaker Identification System with Frame Picking Algorithm”, ICEBT 2010
  8. N.Ulagammal, B.Sarala,”vlsi implementation of real time speech recognition”, International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE) Volume 3, Issue 3, March 2014
  9. E. Bailly-Bailliére etal., “The BANCA database and evaluation pro- tocol,” in Proc. 4th Int. Conf. Audio- Video-Based Biometric Pers. Authentication, vol. 2688. 2003, pp. 625–638.
  10. Enrique Cantó-Navarro, Mariano López-García, Rafael Ramos-Lara, and Raúl Sánchez-Reíllo, Member, IEEE,” Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units”,IEEE TRANSACTIONS on very large scale integration VOL. 23, NO. 11, NOVEMBER 2015 2497
  11. ChiWai Yu, Alastair M. Smith, Wayne Luk, Fellow, IEEE, Philip H. W. Leong, Senior Member, IEEE, and Steven J. E. Wilton, Senior Member, IEEE,” Optimizing Floating Point Units in Hybrid FPGAs”,IEEE TRANSACTIONS on very large scale integration, VOL. 20, NO. 7, JULY 2012 1295
  12. D. G. Childers, D. P. Skinner, and R. C. Kemerait, “The cepstrum: A guide to processing,” Proc. IEEE, vol. 65, no. 10, pp. 1428–1443, Oct. 1977.
  13. Rafael Ramos-Lara, Mariano López-García, Enrique Cantó-Navarro , Luís Puente-Rodriguez,” SVM speaker verification system based on a low-cost FPGA”,IEEE transaction.
  14. Aravind Ganapathiraju, Member, IEEE, Jonathan E. Hamaker, Member, “Applications of Support Vector Machines to Speech Recognition”, IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 52, NO. 8, AUGUST 2004
  15. V. Wan and W. M. Campbell, “Support vector machines for speaker verification and identification,” in Proc. IEEE Signal Process. Soc. Workshop Neural Netw. Signal Process. X, vol. 2. Dec.2000, pp. 775– 784. [12] M. Fons.
  16. M. Morales-Sandovala, A. Diaz Pereza,”Novel algorithms and hardware architectures for Montgomery Multiplication over GF(p)”,a Laboratorio de Tecnologias de la Informacion. CINVESTAV-Tamaulipas. Parque Tecnotam, Victoria, Tamps, 87130, Mexico
Scroll Up