IJMTES – DESIGN OF LOW COMPLEXITY FAULT TOLERANT PARALLEL FFTS USING PARTIAL SUMMATION AND PARALLEL CORRECTION

Journal Title : International Journal of Modern Trends in Engineering and Science

Paper Title : DESIGN OF LOW COMPLEXITY FAULT TOLERANT PARALLEL FFTS USING PARTIAL SUMMATION AND PARALLEL CORRECTION

Author’s Name : K R Nimisha | K Senbagavalli
unnamed

Volume 04 Issue 04 2017

ISSN no :  2348-3121

Page no: 342-343

Abstract – The increasing demand of low complexity and error tolerant design in signal processing systems is a reliability issue at ground level. Complex circuit is consistently affected by soft errors in modern electronic circuits. Fast Fourier transforms (FFTs) plays a key role in many communication and signal processing systems. Different algorithms have been used in earlier techniques for achieving fault tolerant coverage design. In real time application systems, numbers of blocks operating in parallel are frequently used. The proposed work exploits a technique to implement fault tolerance parallel FFT with reduced low complexity of circuit area and power. In Partial summation along with error detection and correction hamming code is used for designing soft error tolerant parallel FFT shelter. It achieves lower complexity proportional to that of FFT design size. Based on these schemes, two modified preserve techniques that combine use of error correction codes and Partial summation are proposed and evaluated. Parity-Partial Summation and ECC use one FFT with minimum Partial Sum blocks for reducing hardware area. Parallel Partial Summation ECC used for correcting errors in multiple FFTs protective methods. The result shows that proposed technique effectively reduces area and power of fault tolerant design along with improved fault coverage.

Keywords – Fast Fourier transforms; Parity-Partial Summatio; Parallel Partial Summation; mat lab; xilinx

References

  1. B. Shim and N. R. Shanbhag, “Energy-efficient soft error-tolerant digital signal processing,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.
  2. P. Reviriego, S. Pontarelli, C. J. Bleakley, and J. A. Maestro, “Area efficient concurrent error detection and correction for parallel filters,” IET Electron. Lett., vol. 48, no. 20, pp. 1258–1260, Sep. 2012.
  3. Z. Gao et al., “Fault tolerant parallel filters based on error correction codes,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 2, pp. 384–387, Feb. 2015.
  4. P. Reviriego, C. J. Bleakley, and J. A. Maestro, “A novel concurrent error detection technique for the fast Fourier transform,” in Proc. ISSC, Maynooth, Ireland, Jun. 2012, pp. 1–5.
  5. S.-J. Wang and N. K. Jha, “Algorithm-based fault tolerance for FFT networks,” IEEE Trans. Comput., vol. 43, no. 7, pp. 849–854, Jul. 1994.
  6. Sloan, J., Kumar, R., & Bronevetsky, G. (2013, June). An algorithmic approach to error localization and partial recomputation for low-overhead fault tolerance.
  7. In Dependable Systems and Networks (DSN), 2013 43rd Annual IEEE/IFIP International Conference on (pp. 1-12). IEEE
  8. Wang, C., Mueller, F., Engelmann, C., & Scott, S. L. (2007, March). A job pause service under LAM/MPI+ BLCR for transparent fault tolerance. In Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International (pp. 1-10). IEEE.
  9. Trabelsi, M., & Boussak, M. (2014, November). Sensorless speed control of VSI-fed induction motor drive under IGBT open-switch damage: performances and fault tolerant analysis. In Electrical Sciences and Technologies in Maghreb (CISTEM), 2014 International Conference on (pp. 1-8). IEEE.
  10. Liu, J., Harkin, J., Li, Y., Maguire, L., & Barranco, A. L. (2014, September). Low overhead monitor mechanism for fault-tolerant analysis of NoC. In Embedded Multicore/Manycore SoCs (MCSoc), 2014 IEEE 8th International Symposium on (pp. 189-196). IEEE.
Scroll Up