Journal Title : International Journal of Modern Trends in Engineering and Science


Author’s Name : Suvadip Roy

Volume 04 Issue 05 2017

ISSN no:  2348-3121

Page no: 110-119

Abstract – With the advent of Very large Scale Integration (VLSI) in the semiconductor industry, Integrated Circuits (ICs) have dominated the design of electronic circuits which have intensively formed an integral part in design of safety critical and safety related electronic circuits used in nuclear reactors. One weak link during the design, fabrication and packaging of these Integrated Circuits (ICs) is the inclusion of Hardware Trojans which is an alteration / inclusion of components in the IC during the IC design life cycle intentionally by an adversary to impede the functionality of these ICs during its course of operation. These hardware Trojan effected ICs can get triggered like a time bomb during operation of the ICs and alter the functionality of the ICs leading to unavailability of the safety critical electronic circuits. These hardware Trojans are very difficult to detect if also complete verification and validation of these ICs are done and hence special Trojan detection techniques and design life cycle restrictions have to be imposed on these ICs to prevent / detect hardware Trojans. This paper focuses on describing the IC design life cycle and vulnerable areas prone to security threats, hardware Trojan Taxonomy and actions, Literature study of Hardware Trojan prevention and detection techniques and a regulatory perspective of the issue.

Keywords – Very Large Scale Integration (VLSI), Integrated Circuits (ICs), Hardware Trojan, Critical Digital Assets (CDA, Side Channel Analysis, Hardware description language (HDL)


  1. IAEA Technical Guidance on ‘Computer Security at Nuclear facilities’, IAEA Nuclear Security Series N.o – 17,
  2. He Li, Qiang Liu, Jiliang Zhang, ‘ A survey of Hardware Trojan Threat and Defense’ Integration, The VLSi Journal, 2016
  3. S.Moein, S.Khan, T.A Gulliver, P.Gebali ‘An Attribute based classification of Hardware Trojans’, Int.Conf, Comp.Engg.Sys, Cairo,Egypt, Dec, 2015, pp-351-356.
  4. Mark Beaumont, Bradley Hopkins, Tristan Newby ‘Hardware Trojans – Prevention, Detection, Countermeasures(A Literature Review)’, Department of Defense, Australian Government, 2011.
  5. G.Sumathi, L.Srivani, D.Thirugnanamurthy, S.A.V Satyamurthy, ‘IP Attacks and Protection Taxonomy: Logic Obfuscation as Solution’, PP. 92-94, Proceedings of DAE-VIE, June 23-24, 2016, IGCAR, Kalpakkam.
  6. Rajat Subhra Chakraborty, Seetharam Narasimhan, Swarup Bhunia, ‘ Hardware Trojans – Threats and Emerging Solutions ‘, IEEE- conference, 2009, pp. 166-17.
  7. Randy Torrence, Dick James, ‘ The state of the art in IC Reverse Engineering’, Chipworks Inc, Ontario, Canada.
  8. Benjamin Sanno, ‘Detecting hardware Trojans’ Ruhr University, Bochum, Germany, 2009.
  9. D. Agrawal et al, “Trojan detection using IC fingerprinting”, IEEE Symp. on Security and Privacy, 2007.
  10. R.M. Rad, J. Plusquellic and M. Tehranipoor, “Sensitivity Analysis to Hardware Trojans using Power Supply Transient Signals”, HOST, 2008.
  11. Y. Jin and Y. Makris, “Hardware Trojan Detection Using Path Delay Fingerprint”, HOST, 2008.
  12. Syed Kamran Haider, Chenglu Jin, Masab Ahmad, Devu Manikantan Shila, Omer Khan, Marten van Dijk, ‘Advancing the State-of-the-Art in Hardware Trojans Detection’, University of Connecticut, June, 2016.
  13. Michael Muehlberghuber, Frank K. Gürkaynak, Thomas Korak, ‘Detection of a Hardware Trojan on an Actual ASIC’ HASP 2013, June 23-24, 2013
  14. Subhasish Mitra, H.-S. Philip Wong, Simon Wong, ‘ Stopping Hardware Trojans in their tracks’, IEEE Spectrum, Jan, 2015.